An Incremental Placement Flow for Advanced FPGAs with Timing Awareness
-
Published:2021
Issue:
Volume:
Page:1-1
-
ISSN:0278-0070
-
Container-title:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
-
language:
-
Short-container-title:IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
Author:
Lin Zhifeng,Xie Yanyue,Zou Peng,Wang Sifei,Yu Jun,Chen Jianli
Funder
Fujian Science Fund for Distinguished Young Scholars
National Natural Science Foundation of China
Fujian Science and Technology Innovation Laboratory for Optoelectronic Information
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. FPGA Power Consumption Optimization Methods Analysis;2023 International Conference on Electromechanical and Energy Systems (SIELMEN);2023-10-11