CorrectNet+: Dealing With HW Non-Idealities in In-Memory-Computing Platforms by Error Suppression and Compensation-Reference-Cited by-同舟云学术

CorrectNet+: Dealing With HW Non-Idealities in In-Memory-Computing Platforms by Error Suppression and Compensation

Published:2024-02 Issue:2 Volume:43 Page:573-585
ISSN:0278-0070
Container-title:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
language:
Short-container-title:IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.

Author:

Eldebiky Amro¹^ORCID,Zhang Grace Li²,Böcherer Georg³^ORCID,Li Bing¹^ORCID,Schlichtmann Ulf¹^ORCID

Affiliation:

1. Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany

2. Hardware for AI Group, Technical University of Darmstadt, Darmstadt, Germany

3. Optical and Quantum Communications Laboratory, Huawei Munich Research Center, Munich, Germany

Funder

Deutsche Forschungsgemeinschaft

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software

Link

Reference39 articles.

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Efficient Optimized Testing of Resistive RAM Based Convolutional Neural Networks;2024 IEEE 30th International Symposium on On-Line Testing and Robust System Design (IOLTS);2024-07-03