CoMN: Algorithm-Hardware Co-Design Platform for Nonvolatile Memory-Based Convolutional Neural Network Accelerators-Reference-Cited by-同舟云学术

CoMN: Algorithm-Hardware Co-Design Platform for Nonvolatile Memory-Based Convolutional Neural Network Accelerators

Published:2024-07 Issue:7 Volume:43 Page:2043-2056
ISSN:0278-0070
Container-title:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
language:
Short-container-title:IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.

Author:

Han Lixia¹^ORCID,Pan Renjie²^ORCID,Zhou Zheng¹^ORCID,Lu Hairuo²,Chen Yiyang¹,Yang Haozhang¹^ORCID,Huang Peng¹^ORCID,Sun Guangyu¹,Liu Xiaoyan¹,Kang Jinfeng¹^ORCID

Affiliation:

1. School of Integrated Circuits and the Beijing Advanced Innovation Center for Integrated Circuits, Peking University, Beijing, China

2. School of Software and Microelectronics, Peking University, Beijing, China

Funder

National Natural Science Foundation of China

Higher Education Discipline Innovation Project

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Link

http://xplorestaging.ieee.org/ielx7/43/10564796/10413506.pdf?arnumber=10413506

Reference64 articles.

1. 1.1 Computing's energy problem (and what we can do about it)

2. The chips are down for Moore’s law

3. 14.5 Envision: A 0.26-to-10TOPS/W subword-parallel dynamic-voltage-accuracy-frequency-scalable Convolutional Neural Network processor in 28nm FDSOI

4. 14.2 DNPU: An 8.1TOPS/W reconfigurable CNN-RNN processor for general-purpose deep neural networks

5. A compute-in-memory chip based on resistive random-access memory

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Inorganic p-Type Tellurium-Based Synaptic Transistors: Complementary Synaptic Pairs with n-Type Devices for Energy-Efficient Operation;ACS Applied Electronic Materials;2024-07-01