Variability Modeling in Triple-Gate Junctionless Nanowire Transistors-Reference-Cited by-同舟云学术

Variability Modeling in Triple-Gate Junctionless Nanowire Transistors

Author:

Trevisoli Renan¹^ORCID,Pavanello Marcelo A.²^ORCID,Doria Rodrigo T.²^ORCID,Capovilla Carlos E.¹^ORCID,Barraud Sylvain³^ORCID,de Souza Michelly²^ORCID

Affiliation:

1. Centro de Engenharia, Modelagem e Ciências Sociais Aplicadas, Universidade Federal do ABC, Santo André, Brazil

2. Electrical Engineering Department, Centro Universitário FEI, São Bernardo do Campo, Brazil

3. University of Grenoble Alpes, CEA, LETI, Grenoble, France

Funder

National Council for Scientific and Technological Development

São Paulo Research Foundation

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials

Link

Reference25 articles.

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. Quantum Confinement Imposed Constraints in ULP Circuits with Junctionless FET;2024 8th IEEE Electron Devices Technology & Manufacturing Conference (EDTM);2024-03-03