1. A 12 nm FinFET technology featuring 2nd generation FinFET for low power and high performance applications;lo;Proc IEEE Symp VLSI Technol,2018
2. 3D V-Cache: The implementation of a hybrid-bonded 64 MB stacked cache for a 7 nm x86–64 CPU;wuu;IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,2022
3. Accelerating Innovations in the New Era of HPC, 5G and Networking with Advanced 3D Packaging Technologies
4. A 14 nm logic technology featuring 2nd generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 ?m2 SRAM cell size;natarajan;IEEE Int Electron Devices Meeting,2014