Author:
Koide T.,Wakabayashi S.,Yoshida N.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. TOFU: A Two-Step Floorplan Refinement Framework for Whitespace Reduction;2023 Design, Automation & Test in Europe Conference & Exhibition (DATE);2023-04
2. Constraint-Based Layout-Driven Sizing of Analog Circuits;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2011-08