1. New activity-driven clock tree design methodology for low power clock gating;lin;2017 6th International Symposium on Next Generation Electronics (ISNE),2017
2. Novel methods of clock gating techniques: a review;saraswat;International Research Journal of Engineering and Technology (IRJET),2018
3. Power Reduction of ITC99-b01 Benchmark Circuit Using Clock Gating Technique;tomar;2013 5th International Conference and Computational Intelligence and Communication Networks,2013