6.4 A 180mW 56Gb/s DSP-Based Transceiver for High Density IOs in Data Center Switches in 7nm FinFET Technology-Reference-Cited by-同舟云学术

6.4 A 180mW 56Gb/s DSP-Based Transceiver for High Density IOs in Data Center Switches in 7nm FinFET Technology

Published:2019-02 Issue: Volume: Page:
ISSN:
Container-title:2019 IEEE International Solid- State Circuits Conference - (ISSCC)
language:
Short-container-title:

Author:

Ali Tamer,Yousry Ramy,Park Henry,Chen Ehung,Weng Po-Shuan,Huang Yi-Chieh,Liu Chun-Cheng,Wu Chien-Hua,Huang Shih-Hao,Lin Chungshi,Wu Ke-Chung,Tsai Kun-Hung,Tan Kai-Wen,ElShater Ahmed,Chen Kuang-Ren,Tsai Wei-Hao,Chen Huan-Sheng,Leng Weiyu,Soliman Mazen

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/8656625/8662285/08662523.pdf?arnumber=8662523

Cited by 29 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A DAC/ADC-Based Wireline Transceiver Datapath Functional Verification on RFSoC Platform;IEEE Transactions on Circuits and Systems II: Express Briefs;2024-07

2. DMT 3L4W: A 3-Lane 4-Wire Signaling With Discrete Multitone Modulation for High-Speed Wireline Chip-to-Chip Interconnects;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

3. Area Optimization of the Feed-Forward Equalizer for ADC-Based High-Speed Wireline Receiver Using Channel Characteristics;2024 International Conference on Electronics, Information, and Communication (ICEIC);2024-01-28

4. A Loop-Break Decision Feedback Equalizer for DAC/ADC-DSP-Based Wireline Transceivers;IEEE Transactions on Circuits and Systems I: Regular Papers;2024

5. A 4-nm 16-Gb/s/pin Single-Ended PAM-4 Parallel Transceiver With Switching-Jitter Compensation and Transmitter Optimization;IEEE Journal of Solid-State Circuits;2024-01