10.1 A pin-efficient 20.83Gb/s/wire 0.94pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS-Reference-Cited by-同舟云学术

10.1 A pin-efficient 20.83Gb/s/wire 0.94pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS

Published:2016-01 Issue: Volume: Page:
ISSN:
Container-title:2016 IEEE International Solid-State Circuits Conference (ISSCC)
language:
Short-container-title:

Author:

Shokrollahi Amin,Carnelli Dario,Fox John,Hofstra Klaas,Holden Brian,Hormati Ali,Hunt Peter,Johnston Margaret,Keay John,Pesenti Sergio,Simpson Richard,Stauffer David,Stewart Andrew,Surace Giuseppe,Tajalli Armin,Amiri Omid Talebi,Tschank Anton,Ulrich Roger,Walter Christoph,Licciardello Fabio,Mogentale Yohann,Singh Anant

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/7405163/7417881/7417967.pdf?arnumber=7417967

Cited by 29 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02

2. A 25‐Gb/s/pin ground‐referenced signaling transceiver with a DC‐coupled equalizer for on‐package communication;International Journal of Circuit Theory and Applications;2023-09-06

3. A 33.33 Gb/s/wire pin-efficient 1.06 pJ/bit wireline transceiver based on CNRZ-5 for Chiplet in 28 nm CMOS;Microelectronics Journal;2022-12

4. Study of Chord Signaling for High-Bandwidth Inter-Chiplet Communication;2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT);2022-10-25

5. Analysis of a Multiwire, Multilevel, and Symbol Correlation Combination Scheme;IEEE Transactions on Circuits and Systems I: Regular Papers;2022-08