Phase Interpolator-Based Clock and Data Recovery With Jitter Optimization
Author:
Affiliation:
1. Department of Electrical and Computer Engineering, University of Peloponnese, Patras, Greece
2. Department of Physics, University of Patras, Patras, Greece
Funder
Hellenic Academic Libraries Link
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
General Medicine
Link
http://xplorestaging.ieee.org/ielx7/8784029/10019301/10184121.pdf?arnumber=10184121
Reference37 articles.
1. Jitter tolerance calibration for high-speed serial interfaces
2. A 1.2 – 6.4 GHz clock generator with a low-power DCO and programmable multiplier in 40-nm CMOS
3. A 100Gb/s quad-rate transformer-coupled injection-locking CDR circuit in 65nm CMOS;chen;Proc IEEE Int Symp Circuits Syst (ISCAS),2013
4. 26.4 A 25.6Gb/s differential and DDR4/GDDR5 dual-mode transmitter with digital clock calibration in 22nm CMOS;hsueh;IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC),2014
Cited by 1 articles. 订阅此论文施引文献 订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. The Design of a Phase Interpolator [The Analog Mind];IEEE Solid-State Circuits Magazine;2023
1.学者识别学者识别
2.学术分析学术分析
3.人才评估人才评估
"同舟云学术"是以全球学者为主线，采集、加工和组织学术论文而形成的新型学术文献查询和分析系统，可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容，当前同舟云学术共收录了国内外主流学术期刊6万余种，收集的期刊论文及会议论文总量共计约1.5亿篇，并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询！咨询电话：010-8811{复制后删除}0370
www.globalauthorid.com
TOP
Copyright © 2019-2024 北京同舟云网络信息技术有限公司 京公网安备11010802033243号 京ICP备18003416号-3