1. Area efficient and fast combined binary/decimal floating point fused multiply add unit;wahba;IEEE Trans on Comp,2017
2. Subsystem ASPECT of self-timed circuitevent analysis;rogdestvenski;Proc Problems of the Development of Promising Micro- and Nanoelectronic Systems,0
3. Floating-Point Fused Multiply-Add Architectures
4. High Speed Half-Precision Floating-Point Fused Multiply and Add Unit Using DSP Blocks
5. FPGA implementation of 128-bit fused multiply add unit for crypto processors;khobragade;Security in Computing and Communications Springer International Publishing,2015