A Reduced Common-Mode-Voltage Pulsewidth Modulation Method With Output Harmonic Distortion Minimization for Three-Level Neutral-Point-Clamped Inverters-Reference-Cited by-同舟云学术

A Reduced Common-Mode-Voltage Pulsewidth Modulation Method With Output Harmonic Distortion Minimization for Three-Level Neutral-Point-Clamped Inverters

Published:2020-07 Issue:7 Volume:35 Page:6944-6962
ISSN:0885-8993
Container-title:IEEE Transactions on Power Electronics
language:
Short-container-title:IEEE Trans. Power Electron.

Author:

Pham Khoa Dang^ORCID,Nguyen Nho Van^ORCID

Funder

Vietnam National University Ho Chi Minh City

National Foundation for Science and Technology Development

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/63/9037388/08933491.pdf?arnumber=8933491

Cited by 29 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Optimal Pulse Width Modulation of Three-Level Converters With Reduced Common-Mode Voltage;IEEE Transactions on Industry Applications;2024-05

2. Common-Mode Voltage Reduction Modulation Strategy Based on Nearest Four Voltage Vectors Optimization for Vienna Rectifier;IEEE Transactions on Power Electronics;2024-03

3. Improved virtual space vector modulation for neutral point voltage oscillation and common-mode voltage reduction in neutral point clamped three-level inverter;Archives of Electrical Engineering;2024-01-02

4. A Hybrid Asymmetric Average Zero CMV PWM Strategy With Four Nearest Vectors to Optimize Harmonic Distortion for a Three-Level NPC Converter;IEEE Transactions on Industrial Electronics;2024

5. Improved virtual SVPWM algorithm for CMV reduction and NPV oscillation elimination in Three-Level NPC inverter;International Journal of Electrical Power & Energy Systems;2024-01