Author:
Shibasaki Takayuki,Danjo Takumi,Ogata Yuuki,Sakai Yasufumi,Miyaoka Hiroki,Terasawa Futoshi,Kudo Masahiro,Kano Hideki,Matsuda Atsushi,Kawai Shigeaki,Arai Tomoyuki,Higashi Hirohito,Naka Naoaki,Yamaguchi Hisakatsu,Mori Toshihiko,Koyanagi Yoichi,Tamura Hirotaka
Cited by
44 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A 36-Gb/s 2× Half-Baud-Rate Adaptive Receiver in 28-nm CMOS;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-07
2. A 20-Gb/s Jitter-Tolerance-Enhanced Baud-Rate CDR Circuitwith One-Tap DFE;2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA);2024-04-22
3. A 16-Gb/s Baud-Rate CDR Circuit With One-Tap Speculative DFE and Wide Frequency Capture Range;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-03
4. Analysis and Design of an Optimal Noise Estimation and Cancellation Filter in Wireline Communication;IEEE Open Journal of Circuits and Systems;2024
5. A Low BER Cooperative-adaptive-equalizer for Serial Receiver in HPC Networks;2023 IEEE International Conference on High Performance Computing & Communications, Data Science & Systems, Smart City & Dependability in Sensor, Cloud & Big Data Systems & Application (HPCC/DSS/SmartCity/DependSys);2023-12-17