1. FPGA Implementation of Systolic Array for 2D Convolution Using Residue Number System;2023 International Conference on Electrical, Electronics, Communication and Computers (ELEXCOM);2023-08-26
2. A FAST AND ENERGY EFFICIENT PARALLEL IMAGE FILTERING IMPLEMENTATION ON RASPBERRY PI'S GPU;European Journal of Technic;2020-12-30
3. A survey of neural network accelerators;Frontiers of Computer Science;2017-05-17
4. An Accelerator for High Efficient Vision Processing;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2017-02
5. ShiDianNao;Proceedings of the 42nd Annual International Symposium on Computer Architecture;2015-06-13