Novel Gate Tracking and N-well Control Circuit for $2\times \text{VDD}$ Tolerant I/O Buffer

Author:

Nedalgi Dharmaray1,Siddamal Saroja V.2

Affiliation:

1. Intel Technology India Pvt Ltd,Bengaluru,India

2. KLE Technological University,Department of Electronics and Communication,Hubli,India

Publisher

IEEE

Reference10 articles.

1. Design of Mixed-Voltage I/O Buffer by Using NMOS-Blocking Technique

2. Overview and Design of Mixed-Voltage I/O Buffers With Low-Voltage Thin-Oxide CMOS Transistors

3. 40-nm $2\times \text{vdd}$ Digital Output Buffer Design With DDR4-Compliant Slew Rate;wang;Asia Pacific Conference on Circuits and Systems (APCCAS),2018

4. A 800 Mbps and 12.37 ps Jitter Bidirectional Mixed-Voltage I/O Buffer With Dual-Path Gate-Tracking Circuit

5. Design on mixed-voltage-tolerant I/O interface with novel tracking circuits in a $0.13- \mu \mathrm{m}$ CMOS technology;chuang;IEEE International Symposium on Circuits and Systems,2004

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3