Author:
Gharaybeh M.A.,Agrawal V.D.,Bushnell M.L.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Improving path delay testability of sequential circuits;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2000-12
2. False-path removal using delay fault simulation;Journal of Electronic Testing;2000