Author:
Yin Shouyi,Yao Xianqing,Lu Tianyi,Liu Dajiang,Gu Jiangyuan,Liu Leibo,Wei Shaojun
Funder
China National High Technologies Research Program
China Major S&T Project
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Computational Theory and Mathematics,Hardware and Architecture,Signal Processing
Cited by
14 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. DARIC: A Data Reuse-Friendly CGRA for Parallel Data Access via Elastic FIFOs;2023 60th ACM/IEEE Design Automation Conference (DAC);2023-07-09
2. A Reschedulable Dataflow-SIMD Execution for Increased Utilization in CGRA Cross-Domain Acceleration;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-03
3. MLMap: A Multilevel Mapping Flow for Coarse Grained Reconfigurable Architecture;2022 IEEE 5th Advanced Information Management, Communicates, Electronic and Automation Control Conference (IMCEC);2022-12-16
4. A Loop Optimization Method for Dataflow Architecture;2022 IEEE 24th Int Conf on High Performance Computing & Communications; 8th Int Conf on Data Science & Systems; 20th Int Conf on Smart City; 8th Int Conf on Dependability in Sensor, Cloud & Big Data Systems & Application (HPCC/DSS/SmartCity/DependSys);2022-12
5. Coarse-Grained Reconfigurable Array (CGRA);Handbook of Computer Architecture;2022-11-25