A 16-Channel Fully Configurable Neural SoC With 1.52 $\mu$W/Ch Signal Acquisition, 2.79 $\mu$W/Ch Real-Time Spike Classifier, and 1.79 TOPS/W Deep Neural Network Accelerator in 22 nm FDSOI-Reference-Cited by-同舟云学术

A 16-Channel Fully Configurable Neural SoC With 1.52 $\mu$W/Ch Signal Acquisition, 2.79 $\mu$W/Ch Real-Time Spike Classifier, and 1.79 TOPS/W Deep Neural Network Accelerator in 22 nm FDSOI

Published:2022-02 Issue:1 Volume:16 Page:94-107
ISSN:1932-4545
Container-title:IEEE Transactions on Biomedical Circuits and Systems
language:
Short-container-title:IEEE Trans. Biomed. Circuits Syst.

Author:

Zeinolabedin Seyed Mohammad Ali¹^ORCID,Schuffny Franz Marcus¹^ORCID,George Richard¹,Kelber Florian¹,Bauer Heiner¹^ORCID,Scholze Stefan¹,Hanzsche Stefan¹,Stolba Marco¹,Dixius Andreas¹,Ellguth Georg¹,Walter Dennis¹,Hoppner Sebastian¹^ORCID,Mayr Christian¹^ORCID

Affiliation:

1. Technische Universität, Dresden, Germany

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Biomedical Engineering

Link

http://xplorestaging.ieee.org/ielx7/4156126/9770853/09681264.pdf?arnumber=9681264

Reference49 articles.

1. How many neurons can we see with current spike sorting algorithms?

2. Design of a hybrid neural spike detection algorithm for implantable integrated brain circuits

3. A fast lock-in ultra low-voltage ADPLL clock generator with adaptive body biasing in 22 nm FDSOI technology;schraut;Proc IEEE Int Symp Circuits Syst (ISCAS),0

4. How to achieve world-leading energy efficiency using 22FDX with adaptive body biasing on an arm Cortex-M4 IoT SoC;höppner;Proc Euro Solid-State Device Res Conf (ESSDERC),0

5. Adaptive Body Bias Aware Implementation for Ultra-Low-Voltage Designs in 22FDX Technology

Cited by 20 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Analysis and Design of a 10.4-ENOB 0.92–5.38-μW Event-Driven Level-Crossing ADC With Adaptive Clocking for Time-Sparse Edge Applications;IEEE Journal of Solid-State Circuits;2024-09

2. An 112-Ch Neural Signal Acquisition SoC With Full-Channel Read-Out and Processing Accelerators;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-08

3. A Single-Stage, Capacitively-Coupled Instrumentation Amplifier With Complementary Transimpedance Boosting;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-07

4. An Online-Spike-Sorting IC Using Unsupervised Geometry-Aware OSort Clustering for Efficient Embedded Neural-Signal Processing;IEEE Journal of Solid-State Circuits;2023-11

5. From sensor to inference: end-to-end chip design for wearable and implantable biomedical applications;2023 IEEE Biomedical Circuits and Systems Conference (BioCAS);2023-10-19