BR-CIM: An Efficient Binary Representation Computation-In-Memory Design-Reference-Cited by-同舟云学术

BR-CIM: An Efficient Binary Representation Computation-In-Memory Design

Published:2022-10 Issue:10 Volume:69 Page:3940-3953
ISSN:1549-8328
Container-title:IEEE Transactions on Circuits and Systems I: Regular Papers
language:
Short-container-title:IEEE Trans. Circuits Syst. I

Author:

Yue Zhiheng¹^ORCID,Wang Yabing¹,Qin Yubin¹^ORCID,Liu Leibo¹^ORCID,Wei Shaojun¹^ORCID,Yin Shouyi¹^ORCID

Affiliation:

1. School of Integrated Circuits, the Beijing Innovation Center for Future Chip, and the Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing, China

Funder

NSFC

National Key Research and Development Program

Beijing Science and Technology Project

Beijing Advanced Innovation Center for Integrated Circuits

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture

Link

http://xplorestaging.ieee.org/ielx7/8919/9904939/09826410.pdf?arnumber=9826410

Reference29 articles.

1. Binarized neural networks;hubara;Proc Adv Neural Inf Process Syst,2016

2. XOR-Net: An Efficient Computation Pipeline for Binary Neural Network Inference on Edge Devices

3. Structured binary neural networks for accurate image classification and semantic segmentation;zhuang;Proc Conf Comput Vis Pattern Recognit,2018

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

2. DS-CIM: A 40nm Asynchronous Dual-Spike Driven, MRAM Compute-In-Memory Macro for Spiking Neural Network;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-04

3. A 1–8b Reconfigurable Digital SRAM Compute-in-Memory Macro for Processing Neural Networks;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-04

4. In-Memory Wallace Tree Multipliers Based on Majority Gates Within Voltage-Gated SOT-MRAM Crossbar Arrays;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-03

5. SSM-CIM: An Efficient CIM Macro Featuring Single-Step Multi-bit MAC Computation for CNN Edge Inference;IEEE Transactions on Circuits and Systems I: Regular Papers;2023-11