Author:
Kolala Venkataramanaiah Shreyas,Ma Yufei,Yin Shihui,Nurvithadhi Eriko,Dasu Aravind,Cao Yu,Seo Jae-Sun
Cited by
38 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Efficient N:M Sparse DNN Training Using Algorithm, Architecture, and Dataflow Co-Design;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2024-02
2. High Throughput FPGA-Based Object Detection via Algorithm-Hardware Co-Design;ACM Transactions on Reconfigurable Technology and Systems;2024-01-15
3. An FPGA-based Mix-grained Sparse Training Accelerator;2023 International Conference on Field Programmable Technology (ICFPT);2023-12-12
4. Convolutional Neural Networks: A Survey;Computers;2023-07-28
5. Hardware Implementation of On-Chip Learning Neural Network on FPGA;2023 42nd Chinese Control Conference (CCC);2023-07-24