1. Adiabatic Logic versus CMOS for Low Power Applications;anuar,2009
2. Low Power Circuit Design Using Positive Feedback Adiabatic Logic (PFAL);mishra;International Journal of Science and Research (IJSR),2014
3. Implementation of Adiabatic Dynamic logic in 1 Bit Full Adder;zainal;Technology and Innovation for Sustainable Development Conference (TISD),2006
4. Design of Low-Power Clock Generator Synchronised with the AC Power Source using the ADCL Buffer for Adiabatic Logics;cho;Journal of Korea Institute of Communication Sciences,2012
5. Design of Global Interconnects using Adiabatic Dynamic Logic employing FinFET Technology