A Novel RRAM-based FPGA architecture with Improved Performance and Optimization Parameters-Reference-Cited by-同舟云学术

A Novel RRAM-based FPGA architecture with Improved Performance and Optimization Parameters

Author:

Kumar Aruru Sai¹,Neelima N.¹,Seetharamulu B.²,Suresh Namgiri³,Priyanka S. Siva⁴

Affiliation:

1. VNR Vignana Jyothi Institute of Engineering and Technology,Department of ECE,Hyderabad,India

2. The ICFAI Foundation for Higher Education,FST, IcfaiTech,Department of CSE,Hyderabad,India

3. Koneru Lakshmaiah Education Foundation,Department of ECE,A.P,India

4. KITS,Department of ECE,Warangal,India

Publisher

IEEE

Link

Reference15 articles.

Cited by 22 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Optimal Number of Wires for Circuits on RTLDesigned FPGAs;2024 12th International Electrical Engineering Congress (iEECON);2024-03-06

2. A Novel Design of High Performance Two-Stage Operational Amplifier using CMOS Technology;2024 International Conference on Integrated Circuits and Communication Systems (ICICACS);2024-02-23

3. An Efficient High Performance GDI based 4-bit Vedic Multiplier in 32nm Technology;2023 Global Conference on Information Technologies and Communications (GCITC);2023-12-01

4. High performance FIR Architecture for EOG Signal Noise Supression;2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT);2023-07-06

5. Implementation of Efficient Restoring and Long Division Algorithm;2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT);2023-07-06