High Speed and Low Power DSP Architectures for Barker-13 Radar Pulse Compressor-Reference-Cited by-同舟云学术

High Speed and Low Power DSP Architectures for Barker-13 Radar Pulse Compressor

Author:

Anoopkumar K A¹,Pardhasaradhi Bethi²,Vandana G S³,Rajeswari Raja⁴,Srihari Pathipati⁵

Affiliation:

1. Qualcomm India Private Limited,New Delhi,India,110001

2. Continental Automotive Components (India) Pvt Ltd,ADAS Dept.,Bangalore,India,560100

3. Sri Shasha Prayathi Technologies Pvt. Ltd.,Mangalore,India,575025

4. GVP College of Engineering for Women,ECE Dept.,Vishakapatnam,India,530048

5. National Institute of Technology,ECE Dept.,Surathkal,Karnataka,India,575025

Publisher

IEEE

Link

Reference16 articles.

3. Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding;parhi;IEEE Computer Architecture Letters,1991

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design of Barker-7 Radar Pulse Compressor Using DSP Architecture Minimization Techniques;2024 IEEE 13th International Conference on Communication Systems and Network Technologies (CSNT);2024-04-06

2. MTI Filter DSP Architectures in FMCW radar Framework for ADAS Applications;2023 IEEE International Symposium on Smart Electronic Systems (iSES);2023-12-18

3. A Modified Strassen Algorithm based DSP Accelerated 3D Kalman Filter;2023 IEEE 12th International Conference on Communication Systems and Network Technologies (CSNT);2023-04-08