Author:
Stanisic B.R.,Verghese N.K.,Rutenbar R.A.,Carley L.R.,Allstot D.J.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
123 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Block-Level Power Net Routing of Analog Circuit Using Reinforcement Learning;2023 IEEE International Symposium on Circuits and Systems (ISCAS);2023-05-21
2. Modeling and Simulating Electromagnetic Fault Injection;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2021-04
3. Introduction;Model and Design of Improved Current Mode Logic Gates;2019-11-23
4. Substrate Modeling with Parasitic Transistors;Analog Circuits and Signal Processing;2018
5. Efficient Substrate Noise Coupling Verification and Failure Analysis Methodology for Smart Power ICs in Automotive Applications;IEEE Transactions on Power Electronics;2017-07