A Low Power Hard Decision Decoder for BCH Codes-Reference-Cited by-同舟云学术

A Low Power Hard Decision Decoder for BCH Codes

Published:2021-10-21 Issue: Volume: Page:
ISSN:
Container-title:2021 International Conference on Advances in Computing and Communications (ICACC)
language:
Short-container-title:

Author:

Garlapati Pranitha¹,Yamuna B.¹,Balasubramanian Karthi¹

Affiliation:

1. Amrita Vishwa Vidyapeetham,Amrita School of Engineering,Department of Electronics and Communication Engineering,Coimbatore,India

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9707903/9708074/09708303.pdf?arnumber=9708303

Reference16 articles.

1. A low-complexity three-error-correcting bch decoder with applications in concatenated codes;freudenberger;SCC 2019 12th International ITG Conference on Systems Communications and Coding,2019

2. Low power decoding of bch codes;wu;2004 IEEE International Symposium on Circuits and Systems (IEEE Cat No 04CH37512),2004

3. Low Power Chien Search for BCH Decoder Using RT-Level Power Management

4. Low-Power Parallel Chien Search Architecture Using a Two-Step Approach

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Combined Substitution-Box Based AES Algorithm for Low Power and High Speed Crypto-Coder System;2023 3rd International Conference on Emerging Frontiers in Electrical and Electronic Technologies (ICEFEET);2023-12-21

2. Концептуальна модель автоматизації процесу дешифрування даних повітряної розвідки з використанням технологій системи штучного інтелекту;Системи озброєння і військова техніка;2023-05-13

3. A Modified Partially Parallel Polar Encoder Architecture;2022 6th International Conference on Electronics, Communication and Aerospace Technology;2022-12-01

4. Creation of a video data reliability assessment model for compression coding technology in the conditions of errors in the data transmission channel;Системи обробки інформації;2022-06-09