A Compact Transformer-Based Fractional-N ADPLL in 10-nm FinFET CMOS-Reference-Cited by-同舟云学术

A Compact Transformer-Based Fractional-N ADPLL in 10-nm FinFET CMOS

Published:2021-05 Issue:5 Volume:68 Page:1881-1891
ISSN:1549-8328
Container-title:IEEE Transactions on Circuits and Systems I: Regular Papers
language:
Short-container-title:IEEE Trans. Circuits Syst. I

Author:

Li Chao-Chieh^ORCID,Yuan Min-Shueh^ORCID,Liao Chia-Chun,Chang Chih-Hsien,Lin Yu-Tso,Tsai Tsung-Hsien^ORCID,Huang Tien-Chien,Liao Hsien-Yuan,Lu Chung-Ting,Kuo Hung-Yi,Ximenes Augusto Ronchini,Staszewski Robert Bogdan^ORCID

Funder

Science Foundation Ireland

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/8919/9408528/09382013.pdf?arnumber=9382013

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A comprehensive review: ultra-low power all-digital phase-locked loop RF transceivers for biomedical monitoring applications;Analog Integrated Circuits and Signal Processing;2024-05-13

2. Phase Locked-Loop Design of High-Order Automotive Frequency Modulated Continuous Wave Radar Based on Fast Integration Structure;IEEE Access;2024

3. An 80-GHz DCO utilizing improved SC ladder and promoted DCTL-based hybrid tuning banks;Journal of Semiconductors;2023-10-01

4. A 30-GHz Class-F Quadrature DCO Using Phase Shifts Between Drain–Gate–Source for Low Flicker Phase Noise and I/Q Exactness;IEEE Journal of Solid-State Circuits;2023-07

5. A 5.42~6.28 GHz Type-II PLL with Dead-Zone Programmability and Charge Pump Mismatch Trimming;Electronics;2022-12-13