Author:
Lopes Geaninne,Weber Iacana,Marcon Cesar,Moraes Fernando Gehm
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Chronos-v: a many-core high-level model with support for management techniques;Analog Integrated Circuits and Signal Processing;2023-10-24
2. A High-level Model to Leverage NoC-based Many-core Research;2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI);2022-08-22