1. On System-on-Chip Testing Using Hybrid Test Vector Compression;IEEE Transactions on Instrumentation and Measurement,2014
2. On-Chip SOC Test Platform Design Based on IEEE 1500 Standard;2009 IEEE Transactions on VLSI,0
3. Reducibility among Combinatorial Problems
4. Data compression for system-on-chip testing using ATE;17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems 2002 DFT 2002 Proceedings,2002
5. Combining ATE and flying probe in-circuit test strategies for load board verification and test;2009 IEEE Instrumentation and Measurement Technology Conference,0