Author:
Deschacht D.,Robert M.,Auvergne D.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A comprehensive delay macro modeling for submicrometer CMOS logics;IEEE Journal of Solid-State Circuits;1999
2. Delay propagation effect in transistor gates;IEEE Journal of Solid-State Circuits;1996
3. Methods to improve digital MOS macromodel accuracy;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;1995-07
4. Delay optimization of digital CMOS VLSI circuits by transistor reordering;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;1995
5. Post-layout timing simulation of CMOS circuits;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;1993