Accelerating FPGA Routing Through Parallelization and Engineering Enhancements Special Section on PAR-CAD 2010-Reference-Cited by-同舟云学术

Accelerating FPGA Routing Through Parallelization and Engineering Enhancements Special Section on PAR-CAD 2010

Published:2012-01 Issue:1 Volume:31 Page:61-74
ISSN:0278-0070
Container-title:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
language:
Short-container-title:IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.

Author:

Gort Marcel,Anderson Jason H.

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software

Link

Cited by 28 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. CFPara: a combination of coarse and fine-grained FPGA parallel routing methods;International Conference on Image, Signal Processing, and Pattern Recognition (ISPP 2024);2024-06-13

2. An Open-Source Fast Parallel Routing Approach for Commercial FPGAs;Proceedings of the Great Lakes Symposium on VLSI 2024;2024-06-12

3. A Fast FPGA Connection Router Using Prerouting-Based Parallel Local Routing Algorithm;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-11

5. FCRoute: A Fast FPGA Connection Router Using Soft Routing-Space Pruning Algorithm;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-03