1. PCS layer design based on Ethernet 10Gbase-R protocol[J];Chaoxiang;Microelectronics and Computers,2019
2. PCS layer design and implementation of multi-protocol high-speed serial chips[D];Chaoxiang;Beijing: tsinghua university,2018
3. Design and verification of physical coding sublayer for. G backplane Ethernet [D];Qin;Beijing: university of science and technology of China,2016
4. Design of on-chip storage error correction module for SoC based on RISC-V architecture[D];Ning;Nanjing: Southeast University,2021
5. Research on the design of single-particle flip-flop resistant memory reinforcement based on error correction code[D];Shanshan;Harbin: Harbin Institute of Technology,2017