1. IEEE Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language;IEEE Std 1800-2017 (Rev of IEEE Std 1800-2012),2018
2. VHDL and Verilog compared and contrasted-plus modeled example written in VHDL, Verilog and C;smith;Proceedings of the 33rd Design Automation Conference,1996
3. Teaching Digital Systems Verification Methodologies using SystemVerilog
4. IEEE Standard for Verilog Hardware Description Language;IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001),2006