CIFER: A Cache-Coherent 12-nm 16-mm<sup>2</sup> SoC With Four 64-Bit RISC-V Application Cores, 18 32-Bit RISC-V Compute Cores, and a 1541 LUT6/mm<sup>2</sup> Synthesizable eFPGA-Reference-Cited by-同舟云学术

CIFER: A Cache-Coherent 12-nm 16-mm² SoC With Four 64-Bit RISC-V Application Cores, 18 32-Bit RISC-V Compute Cores, and a 1541 LUT6/mm² Synthesizable eFPGA

Published:2023 Issue: Volume:6 Page:229-232
ISSN:2573-9603
Container-title:IEEE Solid-State Circuits Letters
language:
Short-container-title:IEEE Solid-State Circuits Lett.

Author:

Li Ang¹^ORCID,Chang Ting-Jung²,Gao Fei¹^ORCID,Ta Tuan³^ORCID,Tziantzioulis Georgios¹,Ou Yanghui³^ORCID,Wang Moyang³,Tu Jinzheng¹^ORCID,Xu Kaifeng¹^ORCID,Jackson Paul¹^ORCID,Ning August¹,Chirkov Grigory¹^ORCID,Orenes-Vera Marcelo²,Agwa Shady³^ORCID,Yan Xiaoyu³,Tang Eric³,Balkind Jonathan⁴^ORCID,Batten Christopher³^ORCID,Wentzlaff David¹

Affiliation:

1. Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA

2. Department of Computer Science, Princeton University, Princeton, NJ, USA

3. Department of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA

4. Department of Computer Science, University of California at Santa Barbara, Santa Barbara, CA, USA

Funder

Air Force Research Laboratory

Defense Advanced Research Projects Agency

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/8011414/10016898/10210635.pdf?arnumber=10210635

Reference16 articles.

1. A Fully Programmable eFPGA-Augmented SoC for Smart Power Applications

2. Efficiently Supporting Dynamic Task Parallelism on Heterogeneous Cache-Coherent Systems

3. Arnold: An eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End Nodes

4. 12.1 an FPGA-accelerated fully nonvolatile microcontroller unit for sensor-node applications in 40nm CMOS/MTJ-hybrid technology achieving 47.14 ?W operation at 200MHz;natsui;Proc ISSCC,0

5. Duet: Creating Harmony between Processors and Embedded FPGAs

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. MuchiSim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems;2024 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS);2024-05-05

2. AutoCC: Automatic Discovery of Covert Channels in Time-Shared Hardware;56th Annual IEEE/ACM International Symposium on Microarchitecture;2023-10-28