Power Minimization in Neural Recording ΔΣ Modulators by Adaptive Back-Gate Voltage Tuning-Reference-Cited by-同舟云学术

Power Minimization in Neural Recording ΔΣ Modulators by Adaptive Back-Gate Voltage Tuning

Published:2023 Issue: Volume:6 Page:145-148
ISSN:2573-9603
Container-title:IEEE Solid-State Circuits Letters
language:
Short-container-title:IEEE Solid-State Circuits Lett.

Author:

Schüffny Franz Marcus¹^ORCID,Höppner Sebastian¹^ORCID,Hänzsche Stefan¹^ORCID,George Richard Miru¹,Zeinolabedin Seyed Mohammad Ali¹^ORCID,Mayr Christian¹^ORCID

Affiliation:

1. Faculty of Electrical Engineering and Computer Science, Technische Universität Dresden, Dresden, Germany

Funder

Project GEPARD and LOTUS through the Free State of Saxony and through the European Regional Development Fund

European Union’s Horizon 2020 Project “SYNCH”

Federal Ministry of Education and Research of Germany in the Programme of “Souverän. Digital. Vernetzt.” Joint Project 6G-Life

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/8011414/10016898/10108007.pdf?arnumber=10108007

Reference14 articles.

1. A 77-db dr 16-ch 2nd-order ?-?? neural recording chip with 0.0077mm2/ch;wang;Proc Symp VLSI Circuits,2021

2. 28.8 Multi-Modal Peripheral Nerve Active Probe and Microstimulator with On-Chip Dual-Coil Power/Data Transmission and 64 2nd-Order Opamp-Less ΔΣ ADCs

3. A 128-channel AC-coupled 1st-order ?-?? IC for neural signal acquisition;yang;Proc Symp VLSI Technol Circuits,2022

4. Design of Ultra-Low Power Biopotential Amplifiers for Biosignal Acquisition Applications

5. A 0.013 ${\hbox {mm}}^{2}$, 5 $\mu\hbox{W}$, DC-Coupled Neural Signal Acquisition IC With 0.5 V Supply