Author:
Xiaohong Jiang ,Horiguchi S.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Cited by
16 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. A Wide-Range Four-Phase All-Digital DLL with De-Skew Circuit;Electronics;2023-03-29
2. References;Three-Dimensional Integrated Circuit Design;2017
3. Single-Event Transient Sensitivity Evaluation of Clock Networks at 28-nm CMOS Technology;IEEE Transactions on Nuclear Science;2016-02
4. Effect of process variations in 3D global clock distribution networks;ACM Journal on Emerging Technologies in Computing Systems;2012-08
5. Clock Signal in Electronic Systems;Nanometer Frequency Synthesis Beyond the Phase-Locked Loop;2012-07-10