Low-Power Process and Temperature-Invariant Constant Slope-and-Swing Ramp-Based Phase Interpolator-Reference-Cited by-同舟云学术

Low-Power Process and Temperature-Invariant Constant Slope-and-Swing Ramp-Based Phase Interpolator

Published:2023-08 Issue:8 Volume:58 Page:2267-2277
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Mohapatra Soumen¹^ORCID,Lin Chung-Ching¹^ORCID,Gupta Subhanshu¹^ORCID,Heo Deukhyoun¹^ORCID

Affiliation:

1. School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA

Funder

U.S. National Science Foundation

NSF CAREER

Joint Center for Aerospace Technology Innovation

Center for Design of Analog-Digital Integrated Circuits

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

https://ieeexplore.ieee.org/ielam/4/10192489/10044200-aam.pdf

Reference35 articles.

1. A 25-29 GHz 64-Element Dual-Polarized/Dual-Beam Small-Cell with 45 dBm 400 MHz 5GNR Operation and High Spectral Purity

2. A Four-Element 500-MHz 40-mW 6-bit ADC-Enabled Time-Domain Spatial Signal Processor

3. A 28-GHz CMOS Direct Conversion Transceiver With Packaged $2 \times 4$ Antenna Array for 5G Cellular System

4. 10.8 A 4-element 500MHz-modulated-BW 40 mW 6b 1GS/s analog-time-to-digital-converter-enabled spatial signal processor in 65nm CMOS;ghaderi;IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,2020

5. A 1–16 Gb/s All-Digital Clock and Data Recovery With a Wideband High-Linearity Phase Interpolator

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Wideband N-Path-Based Phased-Array Receiver With Gain and Phase Mismatch Calibration;IEEE Transactions on Microwave Theory and Techniques;2024-07

2. A Digital Pre-Distortion Technique for High-Linearity, Low-Power, Compact, Phase Interpolators;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

3. 7.9 An 8b 6-12GHz 0.18mW/GHz DC Modulated Ramp-Based Phase Interpolator in 65nm CMOS Process;2024 IEEE International Solid-State Circuits Conference (ISSCC);2024-02-18

4. Energy-Efficient ReRAM-Based ML Training via Mixed Pruning and Reconfigurable ADC;2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED);2023-08-07