Investigation of DDR T-Topology Port Resistance
Author:
Feng Wang,Kai Lu,Ze Gong
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A design strategy for analyzing signal integrity in DDR3 bus of high speed embedded systems;Journal of Military Science and Technology;2024-04-01
2. Advanced Fly-By Routing Topology for Gbps DDR5 Systems;2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS);2022-10-09