Author:
Mody Mihir,Garud Hrushikesh,Nagori Soyeb,Mandal Dipan Kumar
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A Fast CTU-level SAO Algorithm and Its Hardware Architecture for AVS3 Video Coding;2024 IEEE International Conference on Consumer Electronics (ICCE);2024-01-06
2. An UHD 4K@60fps Dual Self-Guided Filter Targeting the AV1 Decoder;2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI);2022-08-22
3. A Hardware Architecture for Sample Adaptive Offset Filter in HEVC;2021 IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER);2021-11-19
4. A fast integrated deblocking filter and sample-adaptive-offset parameter estimation architecture for HEVC;Microprocessors and Microsystems;2021-09
5. Efficient Hardware Design for the AV1 CDEF Filter Targeting 4K UHD Videos;2020 IEEE International Symposium on Circuits and Systems (ISCAS);2020-10