Novel Target-Impedance Extraction Method-Based Optimal PDN Design for High-Performance SSD Using Deep Reinforcement Learning-Reference-Cited by-同舟云学术

Novel Target-Impedance Extraction Method-Based Optimal PDN Design for High-Performance SSD Using Deep Reinforcement Learning

Published:2023 Issue: Volume:2 Page:1-12
ISSN:2768-1866
Container-title:IEEE Transactions on Signal and Power Integrity
language:
Short-container-title:IEEE Trans. Signal and Power Integr.

Author:

Song Jinwook¹^ORCID,Jung Daniel Hyunsuk¹^ORCID,Shin Jaeyoung¹,Ryu Chunghyun¹,Ko Youngjun¹,Jin Sungwoo¹,Jung Soyoung¹,Kim Kyungsuk¹,Ku Youngmin¹,Choi Jung-Hwan¹^ORCID,Chun Sunghoon¹,Park Jonggyu¹^ORCID

Affiliation:

1. Samsung Electronics, Hwaseong, South Korea

Funder

Special Section and is an expanded version from the 2021

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Link

http://xplorestaging.ieee.org/ielx7/9745882/10040918/10015885.pdf?arnumber=10015885

Reference22 articles.

1. Reinforcement Learning-Based Decap Optimization Method for High-Performance Solid-State Drive

2. Decoupling capacitors selection algorithm based on maximum anti‐resonance points and quality factor of capacitor

3. Playing atari with deep reinforcement learning;mnih;Proc 27th Conf NIPS Deep Learn Workshop,0

4. Reinforcement Learning-Based Optimal on-Board Decoupling Capacitor Design Method

5. Chip-package hierarchical power distribution network modeling and analysis based on a segmentation method;kim;IEEE Trans Adv Packag,2010

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Optimal Common Mode Target Impedance for Conducted Emission Noise Suppression in Motor Driver Circuits;2024 IEEE Joint International Symposium on Electromagnetic Compatibility, Signal & Power Integrity: EMC Japan / Asia-Pacific International Symposium on Electromagnetic Compatibility (EMC Japan/APEMC Okinawa);2024-05-20

2. Study of Expandable Power Delivery Network Equivalent Circuit Model;2023 8th IEEE International Conference on Network Intelligence and Digital Content (IC-NIDC);2023-11-03

3. PCB-level Jitter Sensitivity Measurement and Hierarchical PDN-Z based PSIJ Estimation for PCIe Gen5 SSD;2023 IEEE 32nd Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS);2023-10-15

4. Extracting High Speed Refresh Current for DDR5 Module based on Network Parameter Theory;2023 International Symposium on Electromagnetic Compatibility – EMC Europe;2023-09-04

5. SI/PI Co-Design of 12.8 Gbps HBM I/O Interface using Bayesian Optimization for PSIJ Reduction;2023 IEEE Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMC+SIPI);2023-07-29