1. PerpLE: Improving the Speed and Effectiveness of Memory Consistency Testing;2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO);2020-10
2. Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2020-03
3. A Case Study of Multiprocessor Bugs Found Using RIS Generators and Memory Usage Techniques;2014 15th International Microprocessor Test and Verification Workshop;2014-12
4. Verification of Transactional Memory in POWER8;Proceedings of the The 51st Annual Design Automation Conference on Design Automation Conference - DAC '14;2014
5. Concurrent Generation of Concurrent Programs for Post-Silicon Validation;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2012-08