Formal Evaluation and Construction of Glitch-resistant Masked Functions-Reference-Cited by-同舟云学术

Formal Evaluation and Construction of Glitch-resistant Masked Functions

Published:2021-12-12 Issue: Volume: Page:
ISSN:
Container-title:2021 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)
language:
Short-container-title:

Author:

Takarabt Sofiane¹,Guilley Sylvain¹,Souissi Youssef¹,Karray Khaled¹,Sauvage Laurent²,Mathieu Yves²

Affiliation:

1. Secure-IC,Paris,France

2. LTCI, Tèlècom Paris,Palaiseau,France

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9702149/9702266/09702272.pdf?arnumber=9702272

Reference29 articles.

1. Towards Sound Approaches to Counteract Power-Analysis Attacks

2. Improved Collision-Correlation Power Analysis on First Order Protected AES

3. On Boolean and Arithmetic Masking against Differential Power Analysis

4. Domain-oriented masking: Compact masked hardware implementations with arbitrary protection order;groß;IACR Cryptology ePrint Archive,0

5. Stochastic side-channel leak age analysis via orthonormal decomposition;guilley;International Conference of Communications and Information Technology,0

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. On the Resiliency of Protected Masked S-Boxes Against Template Attack in the Presence of Temperature and Aging Misalignments;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-05

2. A Side-Channel Attack on a Masked Hardware Implementation of CRYSTALS-Kyber;Proceedings of the 2023 Workshop on Attacks and Solutions in Hardware Security;2023-11-26

3. Testing and reliability enhancement of security primitives: Methodology and experimental validation;Microelectronics Reliability;2023-08

4. Securing CRYSTALS-Kyber in FPGA Using Duplication and Clock Randomization;IEEE Design & Test;2023