Author:
Colavita A.A.,Cicuttin A.,Fratnik F.,Capello G.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
20 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. k-Degree Parallel Comparison-Free Hardware Sorter for Complete Sorting;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-05
2. A Novel Architecture of Asynchronous Sorting Engine Module for ASIC Design;JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE;2022-08-31
3. High performance VLSI architecture for the modified SORT-N algorithm;2022 IEEE International Symposium on Circuits and Systems (ISCAS);2022-05-28
4. Worst-Case O(N) Comparison-free Hardware Sorting Engine*;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2021
5. An Improved VLSI Design of 16 Bit Data Comparator using Bubble Sorting Algorithm;Innovations in Information and Communication Technology Series;2020-12-30