1. Layout design technique of Integrated Circuit Standard Cell [J];lili;Application of Integrate Circuit,2022
2. Analysis of CMOS ESD protection circuit failure caused by layout [J];jianlei;Semiconductor technology,2007
3. Challenges and opportunities toward fully automated analog layout design
4. IC Layout Latch Prevention [J];xuequn;Digital Technology and Application,2019