1. Design of Very High-Speed Pipeline FIR Filter Through Precise Critical Path Analysis [J];su;IEEE Access,2021
2. New Distributed Arithmetic Algorithm for Low-Power FIR Filter Implementation
3. Towards high-performance packet processing on commodity multicores: current issues and future directions [J];lu;Science China(Information Sciences),2015
4. PCI-Express Based High-Speed Readout for the Belle II DAQ Upgrade
5. FPGA implementation of digital up-conversion using distributed arithmetic FIR filters [C];salim;IEEE International Conference on Field-Programmable Technology,2004