A Low-Jitter and Low-Reference-Spur 320 GHz Signal Source With an 80 GHz Integer-N Phase-Locked Loop Using a Quadrature XOR Technique-Reference-Cited by-同舟云学术

A Low-Jitter and Low-Reference-Spur 320 GHz Signal Source With an 80 GHz Integer-N Phase-Locked Loop Using a Quadrature XOR Technique

Published:2022-05 Issue:5 Volume:70 Page:2642-2657
ISSN:0018-9480
Container-title:IEEE Transactions on Microwave Theory and Techniques
language:
Short-container-title:IEEE Trans. Microwave Theory Techn.

Author:

Liang Yuan¹^ORCID,Boon Chirn Chye¹^ORCID,Qi Gengzhen²^ORCID,Dziallas Giannino³^ORCID,Kissinger Dietmar⁴^ORCID,Ng Herman Jalli⁵^ORCID,Mak Pui-In⁶^ORCID,Wang Yong⁷

Affiliation:

1. School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore

2. School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China

3. Leibniz Institute for High Performance Microelectronics, Frankfurt an der Oder, Germany

4. Institute of Electronic Devices and Circuits, Ulm University, Ulm, Germany

5. Faculty of Electrical Engineering and Information Technology, Karlsruhe University of Applied Sciences, Karlsruhe, Germany

6. State-Key Laboratory of Analog and Mixed-Signal VLSI and the Institute of Microelectronics, University of Maca, Macau, China

7. School of Information and Communication Engineering, University of Electronic Science and Technology of China, Chengdu, China

Funder

Singapore Ministry of Education Academic Research Fund Tier 2

Science and Technology Development Fund, Macau SAR

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,Radiation

Link

http://xplorestaging.ieee.org/ielx7/22/9769854/09739122.pdf?arnumber=9739122

Reference38 articles.

1. A 320 GHz phase-locked transmitter with 3.3 mW radiated power and 22.5 dBm EIRP for heterodyne THz imaging systems;han;IEEE ISSCC Dig Tech Papers,2015

2. SiGe HBT technology with fT/fmax of 300 GHz/500 GHz and 2.0 ps CML gate delay;heinemann;Proc Int Electron Devices Meeting,2010

3. A 0.6–2.7 GHz Semidynamic Frequency Divide-by-3 Utilizing Wideband RC Polyphase Filter in 0.18 $\mu$m CMOS

4. A 93.4–104.8-GHz 57-mW Fractional-${N}$ Cascaded PLL With True In-Phase Injection-Coupled QVCO in 65-nm CMOS Technology

5. Analysis of Phase Noise in Phase/Frequency Detectors

Cited by 9 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Low-Voltage Bias-Current-Free Pseudo-Differential Hybrid PLL Using a Time-Interleaving Flip-Flop Phase Detector;2023 IEEE Asian Solid-State Circuits Conference (A-SSCC);2023-11-05

2. Spur Canceling Technique by Folded xor Gate Phase Detector and Its Application to a Millimeter-Wave SiGe BiCMOS PLL;IEEE Transactions on Microwave Theory and Techniques;2023-08

3. Review of recent progress on solid‐state millimeter‐wave and terahertz signal sources;International Journal of Circuit Theory and Applications;2023-07-27

4. A 0.32-THz 6.6-dBm Single-Chain CW Transmitter Using On-Chip Antenna With 2.65% DC-to-THz Efficiency;2023 IEEE Radio Frequency Integrated Circuits Symposium (RFIC);2023-06-11

5. A 194-238GHz Fully On-Chip Self-Referenced Frequency Stabilized Radiator for High Range Resolution Imaging;2023 IEEE Custom Integrated Circuits Conference (CICC);2023-04