A 0.35-mW 70-GHz Self-Resonant E-TSPC Frequency Divider With Backgate Adjustment-Reference-Cited by-同舟云学术

A 0.35-mW 70-GHz Self-Resonant E-TSPC Frequency Divider With Backgate Adjustment

Published:2022-04 Issue:4 Volume:70 Page:2236-2245
ISSN:0018-9480
Container-title:IEEE Transactions on Microwave Theory and Techniques
language:
Short-container-title:IEEE Trans. Microwave Theory Techn.

Author:

Tibenszky Zoltan¹^ORCID,KreiBig Martin¹^ORCID,Carta Corrado¹,Ellinger Frank¹^ORCID

Affiliation:

1. Chair of Circuit Design and Network Theory, Technische Universität Dresden, Dresden, Germany

Funder

Sächsisches Staatsministerium für Wissenschaft, Kultur und Tourismus

Sächsische Aufbaubank (SAB) in the frame of the PROSECCO Project

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,Radiation

Link

http://xplorestaging.ieee.org/ielx7/22/9749140/09698844.pdf?arnumber=9698844

Reference61 articles.

1. Design of a 12 GHz low-power extended true single phase clock (E-TSPC) prescaler in 0.13 $\mu$ m CMOS technology;jung;Proc IEEE Asia–Pacific Microw Conf,2011

2. A 36 GHz/mW single-phase prescaler using implication logic in 0.13 $\mu$m CMOS;roa;Proc IEEE Radio Freq Integr Circuits Symp (RFIC),2013

3. A 1–60 GHz 9.6 mW 0.18 V Output-Swing Static Clock Divider Circuit in 45-nm SOI CMOS

4. A low-power mmWave CML prescaler in 65 nm SOI CMOS technology;kim;IEEE Compound Semiconductor Integrated Circuit Symp,2008

5. A 440-$\mu$ w 60-GHz injection-locked frequency divider in 65 nm CMOS;chao;Proc IEEE Radio Freq Integr Circuits Symp (RFIC),2013

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design and Optimization of a High-Efficiency CML Frequency Divider in InP DHBT Technology with Maximized Self-Oscillation Frequency;2024 9th International Conference on Electronic Technology and Information Science (ICETIS);2024-05-17

2. A 25 – 50 GHz Inductor-Less Divide-by-4 with Microstrip Line Connection in 40 nm CMOS;2023 Asia-Pacific Microwave Conference (APMC);2023-12-05

3. A Synchronized 35 GHz Divide-by-5 TSPC Flip-Flop Clock Divider in 22 nm FDSOI;2023 Asia-Pacific Microwave Conference (APMC);2023-12-05

4. Design of an E-TSPC Flip-Flop for a 43 Gb/s PRBS Generator in 22 nm FDSOI;2023 18th European Microwave Integrated Circuits Conference (EuMIC);2023-09-18