An IF-Sampling CMOS S/H Calibration Technique With Analog HPF Slope Estimation

Author:

Li Yanqing1ORCID,Chiu Yun2ORCID

Affiliation:

1. Texas Analog Center of Excellence and the Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX, USA

2. Texas Analog Center of Excellence, University of Texas at Dallas, Richardson, TX, USA

Funder

Semiconductor Research Corporation (SRC) through Texas Analog Center of Excellence at the University of Texas at Dallas

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Reference13 articles.

1. A 14b 2.5GS/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction;setterberg;IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,2013

2. Low-power low-voltage analog-to-digital conversion techniques using pipelined architectures;cho,1995

3. An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS

4. A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS

5. 3.2 A 7.6mW 1GS/s 60dB SNDR Single-Channel SAR-Assisted Pipelined ADC with Temperature-Compensated Dynamic Gm-R-Based Amplifier

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3