A Framework for Crossing Temperature-Induced Timing Errors Underlying Hardware Accelerators to the Algorithm and Application Layers-Reference-Cited by-同舟云学术

A Framework for Crossing Temperature-Induced Timing Errors Underlying Hardware Accelerators to the Algorithm and Application Layers

Published:2022-02-01 Issue:2 Volume:71 Page:349-363
ISSN:0018-9340
Container-title:IEEE Transactions on Computers
language:
Short-container-title:IEEE Trans. Comput.

Author:

Paim Guilherme^ORCID,Amrouch Hussam^ORCID,Rocha Leandro M. G.^ORCID,Abreu Brunno^ORCID,Cesar da Costa Eduardo Antonio,Bampi Sergio^ORCID,Henkel Jorg^ORCID

Funder

Deutsche Forschungsgemeinschaft

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science,Software

Link

http://xplorestaging.ieee.org/ielx7/12/9680740/09320515.pdf?arnumber=9320515

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Understanding Timing Error Characteristics from Overclocked Systolic Multiply–Accumulate Arrays in FPGAs;Journal of Low Power Electronics and Applications;2024-01-09

2. Guardband Optimization for the Preconditioned Conjugate Gradient Algorithm;2023 53rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W);2023-06

3. Impact of the Noise on the Emulated Grid Voltage Signal in Hardware-in-the-Loop Used in Power Converters;Electronics;2023-02-04

4. Read-Write Dependency Aware Register Allocation;Computer Systems Science and Engineering;2023

5. A Multiplier-Less Level-3 Haar Wavelet Transform Approximation Requiring Five Additions Only;2022 IEEE 15th Dallas Circuit And System Conference (DCAS);2022-06-17