Author:
Byung-Guk Kim ,Lee-Sup Kim
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
33 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A Flexibly Configurable Timing Regulated Delay Loop Lock Design;2024
2. Auto-Zeroing Static Phase Offset in DLLs Using a Digitally Programmable Sensing Circuit;IEEE Transactions on Circuits and Systems II: Express Briefs;2021-06
3. A Wide-Range Folded-Tuned Dual-DLL-Based Clock-Deskewing Circuit for Core-to-Core Links;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2021-05
4. A wide-range all-digital phase inversion DLL for high-speed DRAMs;Analog Integrated Circuits and Signal Processing;2019-09-05
5. Overview of Analog Wide Range Delay Locked Loops;Recent Advances in Electrical & Electronic Engineering (Formerly Recent Patents on Electrical & Electronic Engineering);2018-11-07