An AC-Coupled 1st-Order Δ-ΔΣ Readout IC for Area-Efficient Neural Signal Acquisition-Reference-Cited by-同舟云学术

An AC-Coupled 1st-Order Δ-ΔΣ Readout IC for Area-Efficient Neural Signal Acquisition

Published:2023-04 Issue:4 Volume:58 Page:949-960
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Yang Xiaolin¹^ORCID,Ballini Marco¹^ORCID,Sawigun Chutham¹,Hsu Wen-Yang¹,Weijers Jan-Willem¹,Putzeys Jan¹^ORCID,Lopez Carolina Mora¹^ORCID

Affiliation:

1. imec, Leuven, Belgium

Funder

NIH

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/10082904/10017277.pdf?arnumber=10017277

Reference54 articles.

1. A 1024-Channel Simultaneous Recording Neural SoC with Stimulation and Real-Time Spike Detection

2. A multimodal multichannel neural activity readout ic with 0.7 ?W/channel Ca2+-probe-based fluorescence recording and electrical recording;lee;Proc Symp VLSI Circuits,2019

3. A Wide-Dynamic-Range Neural-Recording IC With Automatic-Gain-Controlled AFE and CT Dynamic-Zoom ΔΣ ADC for Saturation-Free Closed-Loop Neural Interfaces

4. A 0.13- $\mu\text{m}$ CMOS SoC for Simultaneous Multichannel Optogenetics and Neural Recording

5. A sub-nW scalable nMOS voltage reference with multi-loop regulation achieving 0.0126%/V line sensitivity

Cited by 12 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 0.00179 mm²/Ch Chopper-Stabilized TDMA Neural Recording System With Dynamic EOV Cancellation and Predictive Mixed-Signal Impedance Boosting;IEEE Transactions on Biomedical Circuits and Systems;2024-08

2. A Single-Stage, Capacitively-Coupled Instrumentation Amplifier With Complementary Transimpedance Boosting;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-07

3. A 0.006 mm² Low Input Capacitance Low Power Fully Differential Neural Amplifier;2024 31st International Conference on Mixed Design of Integrated Circuits and System (MIXDES);2024-06-27

4. A Low-Noise Low-Power 0.001Hz–1kHz Neural Recording System-on-Chip With Sample-Level Duty-Cycling;IEEE Transactions on Biomedical Circuits and Systems;2024-04

5. NeuroBus - Architecture for an Ultra-Flexible Neural Interface;IEEE Transactions on Biomedical Circuits and Systems;2024-04